Back to jobs

GPU IP Lead Emulation Model Build Engineer

Intel · India, Bangalore

Spotted 49d agoFull-time

Job details

Work mode
On-site
Employment
Full-time
Level
Staff / principal
Experience
8+ years
Education
Master's degree
Posted
Sep 10, 2026
Last confirmed open
Oct 29, 2026

What you'll need to apply

Fields this application requires

NameEmailPhoneCountryResume

Company-specific questions

  • 1. Are you a current or former employee of Ernst & Young?
  • 2. Are you an immediate family member (parent, child, sibling, spouse/partner) of a partner at Ernst & Young who is based out of the San Jose, California office?
  • 3. Did you sign any non-competition or non-solicitation agreement with your current employer (or other company) that might impact or prevent you to work in any way for Intel?
  • 4. Do you own, control or have an economic interest in any intellectual property right (patents, trademarks, or copyrights)?
  • 5. If hired, do you intend to maintain any secondary non-Intel employment or engage in a non-Intel business activity? If yes, please note that such employment or activity may be subject to review and approval.
  • 6. I understand and agree that any false information, misrepresentation, or omission of facts in this document or in any document I have completed or supplied regarding my application for employment will be considered as dishonest and deception, as such, justification for refusal to hire, or immediate termination of employment without recourse.
  • 7. Are you legally entitled to work in India for which you are applying and can provide evidence?
  • 8. Are you a government official who has worked or is working with Intel on government related business in the last twelve months or is reasonably likely to work with Intel in the next six months? Do you have any close relationship (such as a family member) with a government official who has worked or is working with Intel on government related business in the last twelve months or is reasonably likely to work with Intel in the next six months? If you answer Yes to one of the questions or both questions, respond Yes.
Job description

About this role

Job Details

Job Description:

Standalone drives and builds functional Emulation model environment using graphics logic components, including 3D graphics, media for various media IP's, Maintains and improves existing functional verification infrastructure and methodology. Participates in the definition of verification infrastructure and related TFMs needed for functional design builds. works with different EDA vendors to enhance emulation model builds.

Minimum Qualifications

  • Master's degree in a relevant field (e.g., Electronics, Computer Science, Embedded Systems) with 8-15 years of hands-on experience in pre- silicon Emulation model builds using different vendor platforms.
  • Knowledge of emulation model builds and releases and/or ability to perform analysis on the emulation model performance and size. Ability to experiment with various techniques and solutions to reduce model size in situations where RTL constructs lead to unwanted size increase such memory structure implemented as registers
  • Knowledge of and ability to use emulators (e.g., ZeBu, Palladium, Veloce or FPGA) that create and run virtual machines to develop and implement test plans, create test scenarios, and validate IPs/SoCs on emulation platforms. Ability to use emulation software suites including Maestro, Metro-Maestro, and Supercollider.
  • Ability to understand what emulation is, differences between emulation and other pre-silicon platforms, procs and cons, various usages, and latest emulation industry trend. Ability to use emulation models for RTL verification, FW-HW co-verification, and performance validation.
  • Knowledge of emulation model builds and releases and/or ability to perform analysis on the emulation model performance and size. Ability to experiment with various techniques and solutions to reduce model size in situations where RTL constructs lead to unwanted size increase such memory structure implemented as registers.
  • Ability to design, develop, understand, and optimize test environments such as stress stimuli and trackers to validate and verify products, components, and systems.
  • Ability to architect and implement an IP test environment (checkers, monitors, test infrastructure, VC) to meet the requirements of IP/SoC including expertise in Verdi, VCS, and UVM/OVM
  • Knowledge of digital basic building blocks (including combinatorial/sequential design, finite state machines, registers, counters),
  • Ability to make commitments through clear, prioritized goals and high-quality decisions, assume responsibility for outcomes, and predictably execute and meet those commitments over time. Ability to overcome challenges, recover from setbacks, and adapt and adjust course as needed based on data to achieve desired results for the team, customers, and Intel. Consistently uses Intel's enterprise standards for goal setting, decision making, and meeting practices to move work forward rapidly and effectively.
  • Knowledge of tools and flows used to validate an IP and handoff to SoC.
  • Ability to identify and diagnose a problem, to propose, implement, and test solutions, and to drive effective and sustainable solutions across unique situations.
  • Knowledge of validation processes including HSD-ES, DCCB (APM), and Gatekeeper management.
  • Working knowledge of scripting languages, including Python, Perl, or Ruby.
  • Demonstrated problem-solving, debugging, and technical analysis skills.

Preferred Qualifications:

  • Understanding of media industry trends and technologies.
  • Strong communication and teamwork skills to drive collaboration across technical teams.

Take the next step in your career by joining Intel's team of experts dedicated to pushing the boundaries of technology. Your contributions will help shape the future of computing, and we look forward to exploring your unique perspective and skills.

Job Type

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.

If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Interested in this role?Continue on Intel's careers page.
Apply on Intel