Senior RTL Design Engineer

Seeking a Senior RTL Design Engineer to drive next-generation silicon architecture development at Cisco in Yerevan. Lead technical initiatives, mentor engineers, and shape advanced chip design methodologies. Ideal for experienced ASIC digital designers with strong Verilog/System Verilog skills and a collaborative approach.