Back to jobs

ASIC Physical Design Engineer

Broadcom · Singapore-Yishun

Spotted 21h agoFull-time

Job details

Employment
Full-time
Level
Senior
Experience
5+ years
Education
PhD
Posted
Nov 2, 2026
Last confirmed open
Nov 3, 2026
Job description

About this role

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description

Skills and responsibilities:

  • Utilize commercial and in-house EDA tools (e.g. Synopsys, Cadence, Siemens) for the design and implementation of 100 ~ 400 million gate integrated circuits in 7nm/5nm/3nm/2nm process technologies.
  • Able to handle a full RTL to GDS or Gates to GDS flow, inclusive of all construction stages (e.g. RTL synthesis, placement, clock tree synthesis, detailed routing, physical verification, formal verification and timing analysis).
  • In-depth knowledge of GPU/CPU/DSP architecture/algorithm and related physical design implementation techniques is highly advantageous.
  • Proficiency in UNIX/Linux and scripting languages is advantageous.

Required Qualifications

  • Degree, Masters or PhD in Electrical/Electronics/Computer engineering.
  • Minimum of 5 years or more experience in a relevant field.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Interested in this role?Continue on Broadcom's careers page.
Apply on Broadcom