ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years
Spotted 6d agoFull time
We spotted this role from Cisco's careers page. The full description lives on their site, apply directly above and we'll keep watching for more like it.