ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

We spotted this role from Cisco's careers page. The full description lives on their site, apply directly above and we'll keep watching for more like it.